Commit 3fa045be authored by Paolo Bonzini's avatar Paolo Bonzini Committed by Thomas Gleixner

x86/KVM/VMX: Add L1D MSR based flush

336996-Speculative-Execution-Side-Channel-Mitigations.pdf defines a new MSR
(IA32_FLUSH_CMD aka 0x10B) which has similar write-only semantics to other
MSRs defined in the document.

The semantics of this MSR is to allow "finer granularity invalidation of
caching structures than existing mechanisms like WBINVD. It will writeback
and invalidate the L1 data cache, including all cachelines brought in by
preceding instructions, without invalidating all caches (eg. L2 or
LLC). Some processors may also invalidate the first level level instruction
cache on a L1D_FLUSH command. The L1 data and instruction caches may be
shared across the logical processors of a core."

Use it instead of the loop based L1 flush algorithm.

A copy of this document is available at
   https://bugzilla.kernel.org/show_bug.cgi?id=199511

[ tglx: Avoid allocating pages when the MSR is available ]
Signed-off-by: default avatarPaolo Bonzini <pbonzini@redhat.com>
Signed-off-by: default avatarKonrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Signed-off-by: default avatarThomas Gleixner <tglx@linutronix.de>
parent a47dd5f0
...@@ -76,6 +76,12 @@ ...@@ -76,6 +76,12 @@
* control required. * control required.
*/ */
#define MSR_IA32_FLUSH_CMD 0x0000010b
#define L1D_FLUSH (1 << 0) /*
* Writeback and invalidate the
* L1 data cache.
*/
#define MSR_IA32_BBL_CR_CTL 0x00000119 #define MSR_IA32_BBL_CR_CTL 0x00000119
#define MSR_IA32_BBL_CR_CTL3 0x0000011e #define MSR_IA32_BBL_CR_CTL3 0x0000011e
......
...@@ -9580,6 +9580,11 @@ static void __maybe_unused vmx_l1d_flush(void) ...@@ -9580,6 +9580,11 @@ static void __maybe_unused vmx_l1d_flush(void)
{ {
int size = PAGE_SIZE << L1D_CACHE_ORDER; int size = PAGE_SIZE << L1D_CACHE_ORDER;
if (static_cpu_has(X86_FEATURE_FLUSH_L1D)) {
wrmsrl(MSR_IA32_FLUSH_CMD, L1D_FLUSH);
return;
}
asm volatile( asm volatile(
/* First ensure the pages are in the TLB */ /* First ensure the pages are in the TLB */
"xorl %%eax, %%eax\n" "xorl %%eax, %%eax\n"
...@@ -13158,11 +13163,13 @@ static int __init vmx_setup_l1d_flush(void) ...@@ -13158,11 +13163,13 @@ static int __init vmx_setup_l1d_flush(void)
!boot_cpu_has_bug(X86_BUG_L1TF)) !boot_cpu_has_bug(X86_BUG_L1TF))
return 0; return 0;
page = alloc_pages(GFP_KERNEL, L1D_CACHE_ORDER); if (!boot_cpu_has(X86_FEATURE_FLUSH_L1D)) {
if (!page) page = alloc_pages(GFP_KERNEL, L1D_CACHE_ORDER);
return -ENOMEM; if (!page)
return -ENOMEM;
vmx_l1d_flush_pages = page_address(page);
}
vmx_l1d_flush_pages = page_address(page);
static_branch_enable(&vmx_l1d_should_flush); static_branch_enable(&vmx_l1d_should_flush);
return 0; return 0;
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment