Commit 6f031101 authored by Josh Boyer's avatar Josh Boyer

[POWERPC] 4xx: Fix PCI mem in rainier DTS

This fixes the PCI node in the Rainier to match the spec from AMCC.  A
similar fix was done for 440EPx, which shares the same values as 440GRx.
Signed-off-by: default avatarJosh Boyer <jwboyer@linux.vnet.ibm.com>
parent 71f34979
......@@ -330,8 +330,9 @@ PCI0: pci@1ec000000 {
* later cannot be changed. Chip supports a second
* IO range but we don't use it for now
*/
ranges = <0x02000000 0x00000000 0x80000000 0x00000001 0x80000000 0x00000000 0x10000000
0x01000000 0x00000000 0x00000000 0x00000001 0xe8000000 0x00000000 0x00100000>;
ranges = <0x02000000 0x0 0x80000000 0x1 0x80000000 0x0 0x40000000
0x01000000 0x0 0x00000000 0x1 0xe8000000 0x0 0x00010000
0x01000000 0x0 0x00000000 0x1 0xe8800000 0x0 0x03800000>;
/* Inbound 2GB range starting at 0 */
dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment