Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
e1c21c4f
Commit
e1c21c4f
authored
Feb 04, 2006
by
David S. Miller
Committed by
David S. Miller
Mar 20, 2006
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[SPARC64]: Sun4v interrupt queue register definitions.
Signed-off-by:
David S. Miller
<
davem@davemloft.net
>
parent
277b6dd9
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
15 additions
and
0 deletions
+15
-0
include/asm-sparc64/intr_queue.h
include/asm-sparc64/intr_queue.h
+15
-0
No files found.
include/asm-sparc64/intr_queue.h
0 → 100644
View file @
e1c21c4f
#ifndef _SPARC64_INTR_QUEUE_H
#define _SPARC64_INTR_QUEUE_H
/* Sun4v interrupt queue registers, accessed via ASI_QUEUE. */
#define INTRQ_CPU_MONDO_HEAD 0x3c0
/* CPU mondo head */
#define INTRQ_CPU_MONDO_TAIL 0x3c8
/* CPU mondo tail */
#define INTRQ_DEVICE_MONDO_HEAD 0x3d0
/* Device mondo head */
#define INTRQ_DEVICE_MONDO_TAIL 0x3d8
/* Device mondo tail */
#define INTRQ_RESUM_MONDO_HEAD 0x3e0
/* Resumable error mondo head */
#define INTRQ_RESUM_MONDO_TAIL 0x3e8
/* Resumable error mondo tail */
#define INTRQ_NONRESUM_MONDO_HEAD 0x3f0
/* Non-resumable error mondo head */
#define INTRQ_NONRESUM_MONDO_TAIL 0x3f8
/* Non-resumable error mondo head */
#endif
/* !(_SPARC64_INTR_QUEUE_H) */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment