An error occurred fetching the project authors.
  1. 05 Jan, 2020 1 commit
  2. 03 Jan, 2020 1 commit
  3. 26 Dec, 2019 1 commit
  4. 22 Dec, 2019 2 commits
  5. 20 Dec, 2019 1 commit
    • Christoph Hellwig's avatar
      riscv: move sifive_l2_cache.c to drivers/soc · 9209fb51
      Christoph Hellwig authored
      The sifive_l2_cache.c is in no way related to RISC-V architecture
      memory management.  It is a little stub driver working around the fact
      that the EDAC maintainers prefer their drivers to be structured in a
      certain way that doesn't fit the SiFive SOCs.
      
      Move the file to drivers/soc and add a Kconfig option for it, as well
      as the whole drivers/soc boilerplate for CONFIG_SOC_SIFIVE.
      
      Fixes: a967a289 ("RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs")
      Signed-off-by: default avatarChristoph Hellwig <hch@lst.de>
      Reviewed-by: default avatarBorislav Petkov <bp@suse.de>
      [paul.walmsley@sifive.com: keep the MAINTAINERS change specific to the L2$ controller code]
      Signed-off-by: default avatarPaul Walmsley <paul.walmsley@sifive.com>
      9209fb51
  6. 13 Dec, 2019 1 commit
  7. 11 Dec, 2019 1 commit
  8. 10 Dec, 2019 2 commits
  9. 09 Dec, 2019 2 commits
  10. 08 Dec, 2019 2 commits
  11. 07 Dec, 2019 3 commits
  12. 05 Dec, 2019 2 commits
  13. 03 Dec, 2019 2 commits
  14. 01 Dec, 2019 1 commit
  15. 27 Nov, 2019 1 commit
  16. 26 Nov, 2019 4 commits
  17. 25 Nov, 2019 6 commits
  18. 22 Nov, 2019 6 commits
  19. 21 Nov, 2019 1 commit