- 01 Feb, 2003 5 commits
-
-
David S. Miller authored
-
David S. Miller authored
-
David S. Miller authored
-
David S. Miller authored
-
David S. Miller authored
-
- 24 Jan, 2003 7 commits
-
-
Robert Olsson authored
* e1000_irq_disable was used to disable irqs which called synchronize_irq which in turn caused a solid hang on SMP systems.
-
Scott Feldman authored
* Bug fix: TSO s/w workaround for premature desc write-back by h/w. h/w was indicating desc done before DMA is complete, causing resources to be returned to OS too early. Bad things happen then. * Bug fix: Not time-stamping descriptors for fragmented sends. Could cause false hang-detection. * Removed unecessary #ifdefs
-
Scott Feldman authored
-
Scott Feldman authored
-
Scott Feldman authored
rather than large static allocation on the stack
-
Jeff Garzik authored
-
Manish Lachwani authored
-
- 16 Jan, 2003 28 commits
-
-
Jeff Garzik authored
-
Jeff Garzik authored
-
Jeff Garzik authored
in tg3_enable_ints.
-
Jeff Garzik authored
The bcm570x chips provide a register that disables (masks) or enables interrupts, and as a side effect, each write to this register regardless of value clears various PCI and internal interrupt-pending flags. This register, intr-mbox-0, provides a superset of the function provided by the mask-pci-int and clear-pci-int bits in the misc-host-ctrl register. Furthermore, the documentation clearly implies use of this register, as an indicator that the host [tg3 driver] is in its interrupt handler. The new tg3 logic, taking this knowledge into account, masks-and-clears irqs using intr-mbox-0 [only] when a hard irq is received, and unmasks-and-clears irqs at the end of tg3_poll after all NAPI events have been exhausted. The old logic twiddled the misc-host-ctrl irq masking bits separately from intr-mbox-0 bits, which was not only inconsistent but also a few additional I/Os that were not needed.
-
Jeff Garzik authored
The tg3_timer one is very likely superfluous, and will hopefully be removed after extended testing.
-
Scott Feldman authored
* Removed /proc/net/PRO_LAN_Adapters * Added ethtool GSTATS support
-
Scott Feldman authored
-
Scott Feldman authored
* Bug Fix: TCO workaround after hard reset of controller to wait for TCO traffic to settle. Workaround requires issuing a CU load base command after hard reset, followed by a wait for scb and finally a wait for TCO traffic bit to clear. Affects 82559s and above wired to SMBus.
-
Linus Torvalds authored
-
-
Russell King authored
__virt_to_bus/__bus_to_virt depended on INTEGRATOR_HDR0_SDRAM_BASE Unfortunately, this is defined in arch-integrator/platform.h, and we really don't want to include it in memory.h. We instead use BUS_OFFSET, which will eventually depend on the CPU number in the system.
-
Russell King authored
Only default BLK_DEV_IDEDMA on BLK_DEV_IDEDMA_ICS if ARCH_ACORN is set, not if ARM is set. There are PCI ARM systems out there!
-
Russell King authored
Ensure that we clean up properly after initialisation error, releasing all claimed resources in an orderly manner and returning the correct error code.
-
Russell King authored
-
Russell King authored
-
Russell King authored
-
Russell King authored
-
Russell King authored
Add cfbfillrect / cfbcopyarea / cfbimgblt objects for SA1100fb. Remove redundant "pm" member.
-
Jeff Wiedemeier authored
Found a buglet in the marvel code -- doesn't change the number of IRQS just the logic to get there.. This applies on top of the other marvel code. /jeff
-
Richard Henderson authored
into kanga.twiddle.net:/home/rth/linux/axp-2.5
-
Richard Henderson authored
-
Richard Henderson authored
to header files where they belong.
-
Richard Henderson authored
of AGP and SRMCONS patches.
-
Richard Henderson authored
From Jeff.Wiedemeier@hp.com.
-
Richard Henderson authored
(Titan / Marvel), Kconfig and headers. From Jeff Wiedemeier.
-
Martin J. Bligh authored
Patch from Erich Focht This adds a hook to rebalance globally across nodes every NODE_BALANCE_RATE iterations of the rebalancer. This allows us to easily tune on an architecture specific basis how often we wish to rebalance - machines with higher NUMA ratios (more expensive off-node access) will want to do this less often. It's currently set to 100 for NUMA-Q and 10 for other machines. If the imbalance between nodes is > 125%, we'll rebalance them. The hook for this is added to the NUMA definition of cpus_to_balance, so again, no impact on non-NUMA machines.
-
Martin J. Bligh authored
Patch from Michael Hohnbaum This adds a hook, sched_balance_exec(), to the exec code, to make it place the exec'ed task on the least loaded queue. We have less state to move at exec time than fork time, so this is the cheapest point to cross-node migrate. Experience in Dynix/PTX and testing on Linux has confirmed that this is the cheapest time to move tasks between nodes. It also macro-wraps changes to nr_running, to allow us to keep track of per-node nr_running as well. Again, no impact on non-NUMA machines.
-
Martin J. Bligh authored
Patch from Martin J. Bligh This adds a small hook to the find_busiest_queue routine to allow us to specify a mask of which CPUs to search over. In the NUMA case, it will only balance inside the node (much cheaper to search, and stops tasks from bouncing across nodes, which is very costly). The cpus_to_balance routine is conditionally defined to ensure no impact to non-NUMA machines. This is a tiny NUMA scheduler, but it needs the assistance of the second and third patches in order to spread tasks across nodes.
-