- 05 May, 2016 40 commits
-
-
Flora Cui authored
V2: add golden_settings_baffin_a11 instead of reuse golden_settings_fiji_a10 Signed-off-by:
Flora Cui <Flora.Cui@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com> Reviewed-by:
Jammy Zhou <Jammy.Zhou@amd.com> Signed-off-by:
-
Alex Deucher authored
Setup the disp clock and dp reference clock. This is now a separate command table on elm/baf compared to older asics. Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
-
Alex Deucher authored
SetPixelClock table handles pll divider calculation and spread spectrum setup, so no need to use calculate the dividers and call the ss enable cmd table. Reviewed-by:
-
Alex Deucher authored
New PLL scheme on ELM/BAF. v2: squash in pll fix. Plls are part of the phys. Reviewed-by:
-
Alex Deucher authored
New uniphy transmitter setup table for elm/baf. Reviewed-by:
-
Alex Deucher authored
New digital encoder setup table for elm/baf. Reviewed-by:
-
Alex Deucher authored
New version of the SetPixelClock table for elm/baf. The new table calculates the pll dividers and handles spread spectrum calculations and setup. Reviewed-by:
-
Alex Deucher authored
New cmd table for ELM/BAF for setting the dispclock or dprefclock. Signed-off-by:
-
Alex Deucher authored
update to internal version 893 v2: Pull in gfx_info changes from 898 Reviewed-by:
-
Alex Deucher authored
Fixes array overflow on these chips. Reviewed-by:
Harry Wentland <harry.wentland@amd.com> Signed-off-by:
-
Alex Deucher authored
Prerequiste for the next patch which ups the limits. Reviewed-by:
-
Alex Deucher authored
Add support for the display configuration on elm/baf. v2: add missing Stoney case Reviewed-by:
-
Alex Deucher authored
New asic types for ellesmere and baffin. Reviewed-by:
-
Alex Deucher authored
Add register headers for DCE (Display and Composition Engine) 11.2. Reviewed-by:
Ken Wang <Qingqing.Wang@amd.com> Acked-by:
-
Bas Nieuwenhuizen authored
Mesa uses a COPY_DATA packet to copy the grid size for indirect dispatches into COMPUTE_USER_DATA_*. Setting those registers with a SET_SH_REG packet is allowed, not allowing them with other packets seems like an oversight. v2: Clarify commit message. Signed-off-by:
Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl> Signed-off-by:
-
Christian König authored
Not needed any more. Signed-off-by:
-
Christian König authored
This allows us to have small BOs on the LRU before big ones. v2: fix of by one and list corruption bug Signed-off-by:
-
Dave Airlie authored
This isn't being used so drop it. Reviewed-by:
Dave Airlie <airlied@redhat.com> Signed-off-by:
-
Chunming Zhou authored
Signed-off-by:
Chunming Zhou <David1.Zhou@amd.com> Reviewed-by:
-
Chunming Zhou authored
Signed-off-by:
-
Chunming Zhou authored
we introduced vmid fence, so one hw submission could produce two fences. Signed-off-by:
-
Alex Deucher authored
Acked-by:
Tom St Denis <tom.stdenis@amd.com> Signed-off-by:
-
Alex Deucher authored
Acked-by:
-
Alex Deucher authored
They care common for all sdma 3.0 parts Acked-by:
-
Alex Deucher authored
Acked-by:
-
Alex Deucher authored
Acked-by:
-
Alex Deucher authored
They can be used for other VI parts. Acked-by:
-
Alex Deucher authored
v2: just enable MGCG for now since CGCG causes hangs Acked-by:
-
Alex Deucher authored
Acked-by:
-
Alex Deucher authored
They can be shared with other asics with minor modifications. Acked-by:
-
Alex Deucher authored
Different asics tend to have different ways to interact with the RLC. This just covers enter/exit of safe mode for updating CG and PG state, but could be extended to cover other RLC operations in the future if necessary. Acked-by:
-
Alex Deucher authored
Acked-by:
-
Alex Deucher authored
So it can be shared with CZ/ST. Acked-by:
-
Alex Deucher authored
We were already enabling these CG features, this uses the standard interface for doing so. Acked-by:
-
Alex Deucher authored
We were already enabling these CG features, this uses the standard interface for doing so. Acked-by:
-
Alex Deucher authored
We were already enabling these CG features, this uses the standard interface for doing so. Acked-by:
-
Alex Deucher authored
We were already enabling these CG features, this uses the standard interface for doing so. Acked-by:
-
Alex Deucher authored
Acked-by:
-
Christian König authored
This allows fine grained control for the driver where to add a BO into the LRU. v2: fix typo in comment Reviewed-by:
Sinclair Yeh <syeh@vmware.com> Signed-off-by:
-
Christian König authored
Useful for driver specific LRU handling. v2: fix typo in comment Reviewed-by:
-
