1. Set IRQs, EVT and others as GPIOs
2. Enables Serdes group 2 to neogotiate PCIe gen3
3. Set SPI divisor to 28 to meet 700MHz fabric clock
Signed-off-by: Rabeeh Khoury <rabeeh@solid-run.com>