ata_piix.c 50.6 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
/*
2 3
 *    ata_piix.c - Intel PATA/SATA controllers
 *
4
 *    Maintained by:  Tejun Heo <tj@kernel.org>
5 6 7 8 9 10 11 12 13 14 15 16
 *    		    Please ALWAYS copy linux-ide@vger.kernel.org
 *		    on emails.
 *
 *
 *	Copyright 2003-2005 Red Hat Inc
 *	Copyright 2003-2005 Jeff Garzik
 *
 *
 *	Copyright header from piix.c:
 *
 *  Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
 *  Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
17
 *  Copyright (C) 2003 Red Hat Inc
18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
 *
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; see the file COPYING.  If not, write to
 *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 *
 *  libata documentation is available via 'make {ps|pdf}docs',
36
 *  as Documentation/driver-api/libata.rst
37 38 39
 *
 *  Hardware documentation available at http://developer.intel.com/
 *
40
 * Documentation
Lucas De Marchi's avatar
Lucas De Marchi committed
41 42
 *	Publicly available from Intel web site. Errata documentation
 * is also publicly available. As an aide to anyone hacking on this
43
 * driver the list of errata that are relevant is below, going back to
44 45
 * PIIX4. Older device documentation is now a bit tricky to find.
 *
Thomas Weber's avatar
Thomas Weber committed
46
 * The chipsets all follow very much the same design. The original Triton
Lucas De Marchi's avatar
Lucas De Marchi committed
47
 * series chipsets do _not_ support independent device timings, but this
48 49
 * is fixed in Triton II. With the odd mobile exception the chips then
 * change little except in gaining more modes until SATA arrives. This
Lucas De Marchi's avatar
Lucas De Marchi committed
50
 * driver supports only the chips with independent timing (that is those
51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74
 * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix
 * for the early chip drivers.
 *
 * Errata of note:
 *
 * Unfixable
 *	PIIX4    errata #9	- Only on ultra obscure hw
 *	ICH3	 errata #13     - Not observed to affect real hw
 *				  by Intel
 *
 * Things we must deal with
 *	PIIX4	errata #10	- BM IDE hang with non UDMA
 *				  (must stop/start dma to recover)
 *	440MX   errata #15	- As PIIX4 errata #10
 *	PIIX4	errata #15	- Must not read control registers
 * 				  during a PIO transfer
 *	440MX   errata #13	- As PIIX4 errata #15
 *	ICH2	errata #21	- DMA mode 0 doesn't work right
 *	ICH0/1  errata #55	- As ICH2 errata #21
 *	ICH2	spec c #9	- Extra operations needed to handle
 *				  drive hotswap [NOT YET SUPPORTED]
 *	ICH2    spec c #20	- IDE PRD must not cross a 64K boundary
 *				  and must be dword aligned
 *	ICH2    spec c #24	- UDMA mode 4,5 t85/86 should be 6ns not 3.3
75
 *	ICH7	errata #16	- MWDMA1 timings are incorrect
76 77 78 79 80 81 82 83
 *
 * Should have been BIOS fixed:
 *	450NX:	errata #19	- DMA hangs on old 450NX
 *	450NX:  errata #20	- DMA hangs on old 450NX
 *	450NX:  errata #25	- Corruption with DMA on old 450NX
 *	ICH3    errata #15      - IDE deadlock under high load
 *				  (BIOS must set dev 31 fn 0 bit 23)
 *	ICH3	errata #18	- Don't use native mode
Linus Torvalds's avatar
Linus Torvalds committed
84 85 86 87 88 89 90 91
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
92
#include <linux/device.h>
93
#include <linux/gfp.h>
Linus Torvalds's avatar
Linus Torvalds committed
94 95
#include <scsi/scsi_host.h>
#include <linux/libata.h>
96
#include <linux/dmi.h>
Linus Torvalds's avatar
Linus Torvalds committed
97 98

#define DRV_NAME	"ata_piix"
99
#define DRV_VERSION	"2.13"
Linus Torvalds's avatar
Linus Torvalds committed
100 101 102

enum {
	PIIX_IOCFG		= 0x54, /* IDE I/O configuration register */
103
	ICH5_PMR		= 0x90, /* address map register */
Linus Torvalds's avatar
Linus Torvalds committed
104
	ICH5_PCS		= 0x92,	/* port control and status */
105 106 107 108
	PIIX_SIDPR_BAR		= 5,
	PIIX_SIDPR_LEN		= 16,
	PIIX_SIDPR_IDX		= 0,
	PIIX_SIDPR_DATA		= 4,
Linus Torvalds's avatar
Linus Torvalds committed
109

110
	PIIX_FLAG_CHECKINTR	= (1 << 28), /* make sure PCI INTx enabled */
111
	PIIX_FLAG_SIDPR		= (1 << 29), /* SATA idx/data pair regs */
Linus Torvalds's avatar
Linus Torvalds committed
112

113 114
	PIIX_PATA_FLAGS		= ATA_FLAG_SLAVE_POSS,
	PIIX_SATA_FLAGS		= ATA_FLAG_SATA | PIIX_FLAG_CHECKINTR,
115

116 117
	PIIX_FLAG_PIO16		= (1 << 30), /*support 16bit PIO only*/

Linus Torvalds's avatar
Linus Torvalds committed
118 119 120
	PIIX_80C_PRI		= (1 << 5) | (1 << 4),
	PIIX_80C_SEC		= (1 << 7) | (1 << 6),

121 122 123 124 125 126
	/* constants for mapping table */
	P0			= 0,  /* port 0 */
	P1			= 1,  /* port 1 */
	P2			= 2,  /* port 2 */
	P3			= 3,  /* port 3 */
	IDE			= -1, /* IDE */
Lucas De Marchi's avatar
Lucas De Marchi committed
127
	NA			= -2, /* not available */
128 129
	RV			= -3, /* reserved */

130
	PIIX_AHCI_DEVICE	= 6,
131 132 133

	/* host->flags bits */
	PIIX_HOST_BROKEN_SUSPEND = (1 << 24),
Linus Torvalds's avatar
Linus Torvalds committed
134 135
};

136 137 138 139 140 141 142
enum piix_controller_ids {
	/* controller IDs */
	piix_pata_mwdma,	/* PIIX3 MWDMA only */
	piix_pata_33,		/* PIIX4 at 33Mhz */
	ich_pata_33,		/* ICH up to UDMA 33 only */
	ich_pata_66,		/* ICH up to 66 Mhz */
	ich_pata_100,		/* ICH up to UDMA 100 */
143
	ich_pata_100_nomwdma1,	/* ICH up to UDMA 100 but with no MWDMA1*/
144 145
	ich5_sata,
	ich6_sata,
146 147
	ich6m_sata,
	ich8_sata,
148
	ich8_2port_sata,
149 150
	ich8m_apple_sata,	/* locks up on second port enable */
	tolapai_sata,
151
	piix_pata_vmw,			/* PIIX4 for VMware, spurious DMA_ERR */
152
	ich8_sata_snb,
153
	ich8_2port_sata_snb,
154
	ich8_2port_sata_byt,
155 156
};

157 158
struct piix_map_db {
	const u32 mask;
159
	const u16 port_enable;
160 161 162
	const int map[][4];
};

163 164
struct piix_host_priv {
	const int *map;
165
	u32 saved_iocfg;
166
	void __iomem *sidpr;
167 168
};

Linus Torvalds's avatar
Linus Torvalds committed
169 170
static unsigned int in_module_init = 1;

171
static const struct pci_device_id piix_pci_tbl[] = {
Alan's avatar
Alan committed
172 173
	/* Intel PIIX3 for the 430HX etc */
	{ 0x8086, 0x7010, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_mwdma },
174 175
	/* VMware ICH4 */
	{ 0x8086, 0x7111, 0x15ad, 0x1976, 0, 0, piix_pata_vmw },
176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196
	/* Intel PIIX4 for the 430TX/440BX/MX chipset: UDMA 33 */
	/* Also PIIX4E (fn3 rev 2) and PIIX4M (fn3 rev 3) */
	{ 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX4 */
	{ 0x8086, 0x7199, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX4 */
	{ 0x8086, 0x7601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX */
	{ 0x8086, 0x84CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel ICH (i810, i815, i840) UDMA 66*/
	{ 0x8086, 0x2411, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_66 },
	/* Intel ICH0 : UDMA 33*/
	{ 0x8086, 0x2421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_33 },
	/* Intel ICH2M */
	{ 0x8086, 0x244A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH2 (i810E2, i845, 850, 860) UDMA 100 */
	{ 0x8086, 0x244B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/*  Intel ICH3M */
	{ 0x8086, 0x248A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH3 (E7500/1) UDMA 100 */
	{ 0x8086, 0x248B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
197 198
	/* Intel ICH4-L */
	{ 0x8086, 0x24C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
199 200 201 202
	/* Intel ICH4 (i845GV, i845E, i852, i855) UDMA 100 */
	{ 0x8086, 0x24CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	{ 0x8086, 0x24CB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH5 */
203
	{ 0x8086, 0x24DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
204 205
	/* C-ICH (i810E2) */
	{ 0x8086, 0x245B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
206
	/* ESB (855GME/875P + 6300ESB) UDMA 100  */
207 208 209 210
	{ 0x8086, 0x25A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* ICH6 (and 6) (i915) UDMA 100 */
	{ 0x8086, 0x266F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* ICH7/7-R (i945, i975) UDMA 100*/
211 212
	{ 0x8086, 0x27DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100_nomwdma1 },
	{ 0x8086, 0x269E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100_nomwdma1 },
213 214
	/* ICH8 Mobile PATA Controller */
	{ 0x8086, 0x2850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
Linus Torvalds's avatar
Linus Torvalds committed
215

Alan Cox's avatar
Alan Cox committed
216
	/* SATA ports */
217

218
	/* 82801EB (ICH5) */
Linus Torvalds's avatar
Linus Torvalds committed
219
	{ 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
220
	/* 82801EB (ICH5) */
Linus Torvalds's avatar
Linus Torvalds committed
221
	{ 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
222
	/* 6300ESB (ICH5 variant with broken PCS present bits) */
223
	{ 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
224
	/* 6300ESB pretending RAID */
225
	{ 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
226
	/* 82801FB/FW (ICH6/ICH6W) */
Linus Torvalds's avatar
Linus Torvalds committed
227
	{ 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
228
	/* 82801FR/FRW (ICH6R/ICH6RW) */
229
	{ 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
230 231 232
	/* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented).
	 * Attach iff the controller is in IDE mode. */
	{ 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID,
233
	  PCI_CLASS_STORAGE_IDE << 8, 0xffff00, ich6m_sata },
234
	/* 82801GB/GR/GH (ICH7, identical to ICH6) */
235
	{ 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
236
	/* 82801GBM/GHM (ICH7M, identical to ICH6M)  */
237
	{ 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata },
238
	/* Enterprise Southbridge 2 (631xESB/632xESB) */
239
	{ 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
240
	/* SATA Controller 1 IDE (ICH8) */
241
	{ 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
242
	/* SATA Controller 2 IDE (ICH8) */
243
	{ 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
244
	/* Mobile SATA Controller IDE (ICH8M), Apple */
245
	{ 0x8086, 0x2828, 0x106b, 0x00a0, 0, 0, ich8m_apple_sata },
246
	{ 0x8086, 0x2828, 0x106b, 0x00a1, 0, 0, ich8m_apple_sata },
247
	{ 0x8086, 0x2828, 0x106b, 0x00a3, 0, 0, ich8m_apple_sata },
248 249
	/* Mobile SATA Controller IDE (ICH8M) */
	{ 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
250
	/* SATA Controller IDE (ICH9) */
251
	{ 0x8086, 0x2920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
252
	/* SATA Controller IDE (ICH9) */
253
	{ 0x8086, 0x2921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
254
	/* SATA Controller IDE (ICH9) */
255
	{ 0x8086, 0x2926, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
256
	/* SATA Controller IDE (ICH9M) */
257
	{ 0x8086, 0x2928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
258
	/* SATA Controller IDE (ICH9M) */
259
	{ 0x8086, 0x292d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
260
	/* SATA Controller IDE (ICH9M) */
261
	{ 0x8086, 0x292e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
262
	/* SATA Controller IDE (Tolapai) */
263
	{ 0x8086, 0x5028, PCI_ANY_ID, PCI_ANY_ID, 0, 0, tolapai_sata },
264
	/* SATA Controller IDE (ICH10) */
265
	{ 0x8086, 0x3a00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
266 267 268
	/* SATA Controller IDE (ICH10) */
	{ 0x8086, 0x3a06, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (ICH10) */
269
	{ 0x8086, 0x3a20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
270 271
	/* SATA Controller IDE (ICH10) */
	{ 0x8086, 0x3a26, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
272 273 274
	/* SATA Controller IDE (PCH) */
	{ 0x8086, 0x3b20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
	/* SATA Controller IDE (PCH) */
275 276
	{ 0x8086, 0x3b21, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (PCH) */
277 278
	{ 0x8086, 0x3b26, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (PCH) */
279 280
	{ 0x8086, 0x3b28, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
	/* SATA Controller IDE (PCH) */
281 282 283
	{ 0x8086, 0x3b2d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (PCH) */
	{ 0x8086, 0x3b2e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata },
284
	/* SATA Controller IDE (CPT) */
285
	{ 0x8086, 0x1c00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
286
	/* SATA Controller IDE (CPT) */
287
	{ 0x8086, 0x1c01, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
288 289 290 291
	/* SATA Controller IDE (CPT) */
	{ 0x8086, 0x1c08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (CPT) */
	{ 0x8086, 0x1c09, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
292
	/* SATA Controller IDE (PBG) */
293
	{ 0x8086, 0x1d00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
294 295
	/* SATA Controller IDE (PBG) */
	{ 0x8086, 0x1d08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
296
	/* SATA Controller IDE (Panther Point) */
297
	{ 0x8086, 0x1e00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
298
	/* SATA Controller IDE (Panther Point) */
299
	{ 0x8086, 0x1e01, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
300 301 302 303
	/* SATA Controller IDE (Panther Point) */
	{ 0x8086, 0x1e08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (Panther Point) */
	{ 0x8086, 0x1e09, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
304 305 306 307 308
	/* SATA Controller IDE (Lynx Point) */
	{ 0x8086, 0x8c00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Lynx Point) */
	{ 0x8086, 0x8c01, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Lynx Point) */
309
	{ 0x8086, 0x8c08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_snb },
310 311
	/* SATA Controller IDE (Lynx Point) */
	{ 0x8086, 0x8c09, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
312 313 314 315 316 317 318 319
	/* SATA Controller IDE (Lynx Point-LP) */
	{ 0x8086, 0x9c00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Lynx Point-LP) */
	{ 0x8086, 0x9c01, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Lynx Point-LP) */
	{ 0x8086, 0x9c08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (Lynx Point-LP) */
	{ 0x8086, 0x9c09, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
320 321
	/* SATA Controller IDE (DH89xxCC) */
	{ 0x8086, 0x2326, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
322 323 324 325 326 327 328 329
	/* SATA Controller IDE (Avoton) */
	{ 0x8086, 0x1f20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Avoton) */
	{ 0x8086, 0x1f21, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Avoton) */
	{ 0x8086, 0x1f30, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
	/* SATA Controller IDE (Avoton) */
	{ 0x8086, 0x1f31, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
330 331 332
	/* SATA Controller IDE (Wellsburg) */
	{ 0x8086, 0x8d00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Wellsburg) */
333
	{ 0x8086, 0x8d08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_snb },
334 335 336 337
	/* SATA Controller IDE (Wellsburg) */
	{ 0x8086, 0x8d60, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (Wellsburg) */
	{ 0x8086, 0x8d68, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
338 339 340
	/* SATA Controller IDE (BayTrail) */
	{ 0x8086, 0x0F20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_byt },
	{ 0x8086, 0x0F21, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_byt },
341 342
	/* SATA Controller IDE (Coleto Creek) */
	{ 0x8086, 0x23a6, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata },
343 344 345 346 347 348 349 350
	/* SATA Controller IDE (9 Series) */
	{ 0x8086, 0x8c88, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_snb },
	/* SATA Controller IDE (9 Series) */
	{ 0x8086, 0x8c89, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata_snb },
	/* SATA Controller IDE (9 Series) */
	{ 0x8086, 0x8c80, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
	/* SATA Controller IDE (9 Series) */
	{ 0x8086, 0x8c81, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_snb },
351

Linus Torvalds's avatar
Linus Torvalds committed
352 353 354
	{ }	/* terminate list */
};

355
static const struct piix_map_db ich5_map_db = {
356
	.mask = 0x7,
357
	.port_enable = 0x3,
358 359 360 361 362 363 364 365 366 367 368 369 370
	.map = {
		/* PM   PS   SM   SS       MAP  */
		{  P0,  NA,  P1,  NA }, /* 000b */
		{  P1,  NA,  P0,  NA }, /* 001b */
		{  RV,  RV,  RV,  RV },
		{  RV,  RV,  RV,  RV },
		{  P0,  P1, IDE, IDE }, /* 100b */
		{  P1,  P0, IDE, IDE }, /* 101b */
		{ IDE, IDE,  P0,  P1 }, /* 110b */
		{ IDE, IDE,  P1,  P0 }, /* 111b */
	},
};

371
static const struct piix_map_db ich6_map_db = {
372
	.mask = 0x3,
373
	.port_enable = 0xf,
374 375
	.map = {
		/* PM   PS   SM   SS       MAP */
376
		{  P0,  P2,  P1,  P3 }, /* 00b */
377 378 379 380 381 382
		{ IDE, IDE,  P1,  P3 }, /* 01b */
		{  P0,  P2, IDE, IDE }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

383
static const struct piix_map_db ich6m_map_db = {
384
	.mask = 0x3,
385
	.port_enable = 0x5,
386 387

	/* Map 01b isn't specified in the doc but some notebooks use
388 389
	 * it anyway.  MAP 01b have been spotted on both ICH6M and
	 * ICH7M.
390 391 392
	 */
	.map = {
		/* PM   PS   SM   SS       MAP */
393
		{  P0,  P2,  NA,  NA }, /* 00b */
394 395 396 397 398 399
		{ IDE, IDE,  P1,  P3 }, /* 01b */
		{  P0,  P2, IDE, IDE }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

400 401
static const struct piix_map_db ich8_map_db = {
	.mask = 0x3,
402
	.port_enable = 0xf,
403 404
	.map = {
		/* PM   PS   SM   SS       MAP */
405
		{  P0,  P2,  P1,  P3 }, /* 00b (hardwired when in AHCI) */
406
		{  RV,  RV,  RV,  RV },
407
		{  P0,  P2, IDE, IDE }, /* 10b (IDE mode) */
408 409 410 411
		{  RV,  RV,  RV,  RV },
	},
};

412
static const struct piix_map_db ich8_2port_map_db = {
413 414 415 416 417 418 419 420 421
	.mask = 0x3,
	.port_enable = 0x3,
	.map = {
		/* PM   PS   SM   SS       MAP */
		{  P0,  NA,  P1,  NA }, /* 00b */
		{  RV,  RV,  RV,  RV }, /* 01b */
		{  RV,  RV,  RV,  RV }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
422 423
};

424 425 426 427 428 429 430 431 432 433 434 435
static const struct piix_map_db ich8m_apple_map_db = {
	.mask = 0x3,
	.port_enable = 0x1,
	.map = {
		/* PM   PS   SM   SS       MAP */
		{  P0,  NA,  NA,  NA }, /* 00b */
		{  RV,  RV,  RV,  RV },
		{  P0,  P2, IDE, IDE }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

436
static const struct piix_map_db tolapai_map_db = {
437 438 439 440 441 442 443 444 445 446 447
	.mask = 0x3,
	.port_enable = 0x3,
	.map = {
		/* PM   PS   SM   SS       MAP */
		{  P0,  NA,  P1,  NA }, /* 00b */
		{  RV,  RV,  RV,  RV }, /* 01b */
		{  RV,  RV,  RV,  RV }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

448 449 450
static const struct piix_map_db *piix_map_db_table[] = {
	[ich5_sata]		= &ich5_map_db,
	[ich6_sata]		= &ich6_map_db,
451 452
	[ich6m_sata]		= &ich6m_map_db,
	[ich8_sata]		= &ich8_map_db,
453
	[ich8_2port_sata]	= &ich8_2port_map_db,
454 455
	[ich8m_apple_sata]	= &ich8m_apple_map_db,
	[tolapai_sata]		= &tolapai_map_db,
456
	[ich8_sata_snb]		= &ich8_map_db,
457
	[ich8_2port_sata_snb]	= &ich8_2port_map_db,
458
	[ich8_2port_sata_byt]	= &ich8_2port_map_db,
459 460
};

Linus Torvalds's avatar
Linus Torvalds committed
461 462 463 464 465 466 467 468 469 470 471
static struct pci_bits piix_enable_bits[] = {
	{ 0x41U, 1U, 0x80UL, 0x80UL },	/* port 0 */
	{ 0x43U, 1U, 0x80UL, 0x80UL },	/* port 1 */
};

MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik");
MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
MODULE_VERSION(DRV_VERSION);

472 473 474 475 476 477 478 479 480 481 482 483 484
struct ich_laptop {
	u16 device;
	u16 subvendor;
	u16 subdevice;
};

/*
 *	List of laptops that use short cables rather than 80 wire
 */

static const struct ich_laptop ich_laptop[] = {
	/* devid, subvendor, subdev */
	{ 0x27DF, 0x0005, 0x0280 },	/* ICH7 on Acer 5602WLMi */
485
	{ 0x27DF, 0x1025, 0x0102 },	/* ICH7 on Acer 5602aWLMi */
486
	{ 0x27DF, 0x1025, 0x0110 },	/* ICH7 on Acer 3682WLMi */
487
	{ 0x27DF, 0x1028, 0x02b0 },	/* ICH7 on unknown Dell */
488
	{ 0x27DF, 0x1043, 0x1267 },	/* ICH7 on Asus W5F */
489
	{ 0x27DF, 0x103C, 0x30A1 },	/* ICH7 on HP Compaq nc2400 */
490
	{ 0x27DF, 0x103C, 0x361a },	/* ICH7 on unknown HP  */
491
	{ 0x27DF, 0x1071, 0xD221 },	/* ICH7 on Hercules EC-900 */
492
	{ 0x27DF, 0x152D, 0x0778 },	/* ICH7 on unknown Intel */
493
	{ 0x24CA, 0x1025, 0x0061 },	/* ICH4 on ACER Aspire 2023WLMi */
494 495
	{ 0x24CA, 0x1025, 0x003d },	/* ICH4 on ACER TM290 */
	{ 0x266F, 0x1025, 0x0066 },	/* ICH6 on ACER Aspire 1694WLMi */
496
	{ 0x2653, 0x1043, 0x82D8 },	/* ICH6M on Asus Eee 701 */
497
	{ 0x27df, 0x104d, 0x900e },	/* ICH7 on Sony TZ-90 */
498 499 500 501
	/* end marker */
	{ 0, }
};

502 503 504 505 506 507 508 509
static int piix_port_start(struct ata_port *ap)
{
	if (!(ap->flags & PIIX_FLAG_PIO16))
		ap->pflags |= ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE;

	return ata_bmdma_port_start(ap);
}

Linus Torvalds's avatar
Linus Torvalds committed
510
/**
Alan Cox's avatar
Alan Cox committed
511
 *	ich_pata_cable_detect - Probe host controller cable detect info
Linus Torvalds's avatar
Linus Torvalds committed
512 513 514 515 516 517 518 519
 *	@ap: Port for which cable detect info is desired
 *
 *	Read 80c cable indicator from ATA PCI device's PCI config
 *	register.  This register is normally set by firmware (BIOS).
 *
 *	LOCKING:
 *	None (inherited from caller).
 */
520

Alan Cox's avatar
Alan Cox committed
521
static int ich_pata_cable_detect(struct ata_port *ap)
Linus Torvalds's avatar
Linus Torvalds committed
522
{
Jeff Garzik's avatar
Jeff Garzik committed
523
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
524
	struct piix_host_priv *hpriv = ap->host->private_data;
525
	const struct ich_laptop *lap = &ich_laptop[0];
526
	u8 mask;
Linus Torvalds's avatar
Linus Torvalds committed
527

528
	/* Check for specials */
529 530 531
	while (lap->device) {
		if (lap->device == pdev->device &&
		    lap->subvendor == pdev->subsystem_vendor &&
532
		    lap->subdevice == pdev->subsystem_device)
Alan Cox's avatar
Alan Cox committed
533
			return ATA_CBL_PATA40_SHORT;
534

535 536 537
		lap++;
	}

Linus Torvalds's avatar
Linus Torvalds committed
538
	/* check BIOS cable detect results */
539
	mask = ap->port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC;
540
	if ((hpriv->saved_iocfg & mask) == 0)
Alan Cox's avatar
Alan Cox committed
541 542
		return ATA_CBL_PATA40;
	return ATA_CBL_PATA80;
Linus Torvalds's avatar
Linus Torvalds committed
543 544 545
}

/**
546
 *	piix_pata_prereset - prereset for PATA host controller
Tejun Heo's avatar
Tejun Heo committed
547
 *	@link: Target link
548
 *	@deadline: deadline jiffies for the operation
Linus Torvalds's avatar
Linus Torvalds committed
549
 *
550 551 552
 *	LOCKING:
 *	None (inherited from caller).
 */
Tejun Heo's avatar
Tejun Heo committed
553
static int piix_pata_prereset(struct ata_link *link, unsigned long deadline)
Linus Torvalds's avatar
Linus Torvalds committed
554
{
Tejun Heo's avatar
Tejun Heo committed
555
	struct ata_port *ap = link->ap;
Jeff Garzik's avatar
Jeff Garzik committed
556
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Linus Torvalds's avatar
Linus Torvalds committed
557

558 559
	if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->port_no]))
		return -ENOENT;
Tejun Heo's avatar
Tejun Heo committed
560
	return ata_sff_prereset(link, deadline);
561 562
}

563 564
static DEFINE_SPINLOCK(piix_lock);

565 566
static void piix_set_timings(struct ata_port *ap, struct ata_device *adev,
			     u8 pio)
Linus Torvalds's avatar
Linus Torvalds committed
567
{
Jeff Garzik's avatar
Jeff Garzik committed
568
	struct pci_dev *dev	= to_pci_dev(ap->host->dev);
569
	unsigned long flags;
Linus Torvalds's avatar
Linus Torvalds committed
570
	unsigned int is_slave	= (adev->devno != 0);
571
	unsigned int master_port= ap->port_no ? 0x42 : 0x40;
Linus Torvalds's avatar
Linus Torvalds committed
572 573 574
	unsigned int slave_port	= 0x44;
	u16 master_data;
	u8 slave_data;
575 576
	u8 udma_enable;
	int control = 0;
577

578 579 580 581
	/*
	 *	See Intel Document 298600-004 for the timing programing rules
	 *	for ICH controllers.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
582 583 584 585 586 587 588 589

	static const	 /* ISP  RTC */
	u8 timings[][2]	= { { 0, 0 },
			    { 0, 0 },
			    { 1, 0 },
			    { 2, 1 },
			    { 2, 3 }, };

590 591 592 593
	if (pio >= 2)
		control |= 1;	/* TIME1 enable */
	if (ata_pio_need_iordy(adev))
		control |= 2;	/* IE enable */
594
	/* Intel specifies that the PPE functionality is for disk only */
595 596
	if (adev->class == ATA_DEV_ATA)
		control |= 4;	/* PPE enable */
597 598 599 600 601 602 603
	/*
	 * If the drive MWDMA is faster than it can do PIO then
	 * we must force PIO into PIO0
	 */
	if (adev->pio_mode < XFER_PIO_0 + pio)
		/* Enable DMA timing only */
		control |= 8;	/* PIO cycles in PIO0 */
604

605 606
	spin_lock_irqsave(&piix_lock, flags);

607 608 609 610
	/* PIO configuration clears DTE unconditionally.  It will be
	 * programmed in set_dmamode which is guaranteed to be called
	 * after set_piomode if any DMA mode is available.
	 */
Linus Torvalds's avatar
Linus Torvalds committed
611 612
	pci_read_config_word(dev, master_port, &master_data);
	if (is_slave) {
613 614
		/* clear TIME1|IE1|PPE1|DTE1 */
		master_data &= 0xff0f;
615 616
		/* enable PPE1, IE1 and TIME1 as needed */
		master_data |= (control << 4);
Linus Torvalds's avatar
Linus Torvalds committed
617
		pci_read_config_byte(dev, slave_port, &slave_data);
618
		slave_data &= (ap->port_no ? 0x0f : 0xf0);
619
		/* Load the timing nibble for this slave */
620 621
		slave_data |= ((timings[pio][0] << 2) | timings[pio][1])
						<< (ap->port_no ? 4 : 0);
Linus Torvalds's avatar
Linus Torvalds committed
622
	} else {
623 624
		/* clear ISP|RCT|TIME0|IE0|PPE0|DTE0 */
		master_data &= 0xccf0;
625 626
		/* Enable PPE, IE and TIME as appropriate */
		master_data |= control;
627
		/* load ISP and RCT */
Linus Torvalds's avatar
Linus Torvalds committed
628 629 630 631
		master_data |=
			(timings[pio][0] << 12) |
			(timings[pio][1] << 8);
	}
632 633 634

	/* Enable SITRE (separate slave timing register) */
	master_data |= 0x4000;
Linus Torvalds's avatar
Linus Torvalds committed
635 636 637
	pci_write_config_word(dev, master_port, master_data);
	if (is_slave)
		pci_write_config_byte(dev, slave_port, slave_data);
638 639 640

	/* Ensure the UDMA bit is off - it will be turned back on if
	   UDMA is selected */
641

642 643 644 645 646
	if (ap->udma_mask) {
		pci_read_config_byte(dev, 0x48, &udma_enable);
		udma_enable &= ~(1 << (2 * ap->port_no + adev->devno));
		pci_write_config_byte(dev, 0x48, udma_enable);
	}
647 648

	spin_unlock_irqrestore(&piix_lock, flags);
Linus Torvalds's avatar
Linus Torvalds committed
649 650
}

651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666
/**
 *	piix_set_piomode - Initialize host controller PATA PIO timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Drive in question
 *
 *	Set PIO mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void piix_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	piix_set_timings(ap, adev, adev->pio_mode - XFER_PIO_0);
}

Linus Torvalds's avatar
Linus Torvalds committed
667
/**
668
 *	do_pata_set_dmamode - Initialize host controller PATA PIO timings
Linus Torvalds's avatar
Linus Torvalds committed
669
 *	@ap: Port whose timings we are configuring
670
 *	@adev: Drive in question
671
 *	@isich: set if the chip is an ICH device
Linus Torvalds's avatar
Linus Torvalds committed
672 673 674 675 676 677 678
 *
 *	Set UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

679
static void do_pata_set_dmamode(struct ata_port *ap, struct ata_device *adev, int isich)
Linus Torvalds's avatar
Linus Torvalds committed
680
{
Jeff Garzik's avatar
Jeff Garzik committed
681
	struct pci_dev *dev	= to_pci_dev(ap->host->dev);
682
	unsigned long flags;
683 684
	u8 speed		= adev->dma_mode;
	int devid		= adev->devno + 2 * ap->port_no;
685
	u8 udma_enable		= 0;
686

Linus Torvalds's avatar
Linus Torvalds committed
687
	if (speed >= XFER_UDMA_0) {
688
		unsigned int udma = speed - XFER_UDMA_0;
689 690 691
		u16 udma_timing;
		u16 ideconf;
		int u_clock, u_speed;
692

693 694 695 696
		spin_lock_irqsave(&piix_lock, flags);

		pci_read_config_byte(dev, 0x48, &udma_enable);

697
		/*
698
		 * UDMA is handled by a combination of clock switching and
699 700
		 * selection of dividers
		 *
701
		 * Handy rule: Odd modes are UDMATIMx 01, even are 02
702
		 *	       except UDMA0 which is 00
703 704 705 706 707 708 709 710
		 */
		u_speed = min(2 - (udma & 1), udma);
		if (udma == 5)
			u_clock = 0x1000;	/* 100Mhz */
		else if (udma > 2)
			u_clock = 1;		/* 66Mhz */
		else
			u_clock = 0;		/* 33Mhz */
711

712
		udma_enable |= (1 << devid);
713

714 715 716 717 718 719
		/* Load the CT/RP selection */
		pci_read_config_word(dev, 0x4A, &udma_timing);
		udma_timing &= ~(3 << (4 * devid));
		udma_timing |= u_speed << (4 * devid);
		pci_write_config_word(dev, 0x4A, udma_timing);

720
		if (isich) {
721 722 723 724 725 726 727
			/* Select a 33/66/100Mhz clock */
			pci_read_config_word(dev, 0x54, &ideconf);
			ideconf &= ~(0x1001 << devid);
			ideconf |= u_clock << devid;
			/* For ICH or later we should set bit 10 for better
			   performance (WR_PingPong_En) */
			pci_write_config_word(dev, 0x54, ideconf);
Linus Torvalds's avatar
Linus Torvalds committed
728
		}
729 730 731 732

		pci_write_config_byte(dev, 0x48, udma_enable);

		spin_unlock_irqrestore(&piix_lock, flags);
Linus Torvalds's avatar
Linus Torvalds committed
733
	} else {
734 735
		/* MWDMA is driven by the PIO timings. */
		unsigned int mwdma = speed - XFER_MW_DMA_0;
736 737 738 739
		const unsigned int needed_pio[3] = {
			XFER_PIO_0, XFER_PIO_3, XFER_PIO_4
		};
		int pio = needed_pio[mwdma] - XFER_PIO_0;
740

741 742
		/* XFER_PIO_0 is never used currently */
		piix_set_timings(ap, adev, pio);
Linus Torvalds's avatar
Linus Torvalds committed
743
	}
744 745 746 747 748 749 750 751 752 753 754 755 756
}

/**
 *	piix_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: um
 *
 *	Set MW/UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

757
static void piix_set_dmamode(struct ata_port *ap, struct ata_device *adev)
758 759 760 761 762 763 764 765 766 767 768 769 770 771 772
{
	do_pata_set_dmamode(ap, adev, 0);
}

/**
 *	ich_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: um
 *
 *	Set MW/UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

773
static void ich_set_dmamode(struct ata_port *ap, struct ata_device *adev)
774 775
{
	do_pata_set_dmamode(ap, adev, 1);
Linus Torvalds's avatar
Linus Torvalds committed
776 777
}

778 779 780 781
/*
 * Serial ATA Index/Data Pair Superset Registers access
 *
 * Beginning from ICH8, there's a sane way to access SCRs using index
782 783 784
 * and data register pair located at BAR5 which means that we have
 * separate SCRs for master and slave.  This is handled using libata
 * slave_link facility.
785 786 787 788 789 790 791
 */
static const int piix_sidx_map[] = {
	[SCR_STATUS]	= 0,
	[SCR_ERROR]	= 2,
	[SCR_CONTROL]	= 1,
};

792
static void piix_sidpr_sel(struct ata_link *link, unsigned int reg)
793
{
794
	struct ata_port *ap = link->ap;
795 796
	struct piix_host_priv *hpriv = ap->host->private_data;

797
	iowrite32(((ap->port_no * 2 + link->pmp) << 8) | piix_sidx_map[reg],
798 799 800
		  hpriv->sidpr + PIIX_SIDPR_IDX);
}

801 802
static int piix_sidpr_scr_read(struct ata_link *link,
			       unsigned int reg, u32 *val)
803
{
804
	struct piix_host_priv *hpriv = link->ap->host->private_data;
805 806 807 808

	if (reg >= ARRAY_SIZE(piix_sidx_map))
		return -EINVAL;

809 810
	piix_sidpr_sel(link, reg);
	*val = ioread32(hpriv->sidpr + PIIX_SIDPR_DATA);
811 812 813
	return 0;
}

814 815
static int piix_sidpr_scr_write(struct ata_link *link,
				unsigned int reg, u32 val)
816
{
817
	struct piix_host_priv *hpriv = link->ap->host->private_data;
818

819 820 821
	if (reg >= ARRAY_SIZE(piix_sidx_map))
		return -EINVAL;

822 823
	piix_sidpr_sel(link, reg);
	iowrite32(val, hpriv->sidpr + PIIX_SIDPR_DATA);
824 825 826
	return 0;
}

Tejun Heo's avatar
Tejun Heo committed
827 828 829 830 831 832
static int piix_sidpr_set_lpm(struct ata_link *link, enum ata_lpm_policy policy,
			      unsigned hints)
{
	return sata_link_scr_lpm(link, policy, false);
}

833 834 835 836 837 838 839 840
static bool piix_irq_check(struct ata_port *ap)
{
	if (unlikely(!ap->ioaddr.bmdma_addr))
		return false;

	return ap->ops->bmdma_status(ap) & ATA_DMA_INTR;
}

841
#ifdef CONFIG_PM_SLEEP
842 843
static int piix_broken_suspend(void)
{
844
	static const struct dmi_system_id sysids[] = {
845 846 847 848 849 850 851
		{
			.ident = "TECRA M3",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M3"),
			},
		},
852 853 854 855 856 857 858
		{
			.ident = "TECRA M3",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Tecra M3"),
			},
		},
859 860 861 862 863 864 865
		{
			.ident = "TECRA M4",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Tecra M4"),
			},
		},
866 867 868 869 870 871 872
		{
			.ident = "TECRA M4",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M4"),
			},
		},
873 874 875 876 877 878
		{
			.ident = "TECRA M5",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M5"),
			},
879
		},
880 881 882 883 884 885 886
		{
			.ident = "TECRA M6",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M6"),
			},
		},
887 888 889 890 891 892 893
		{
			.ident = "TECRA M7",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M7"),
			},
		},
894 895 896 897 898 899 900
		{
			.ident = "TECRA A8",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A8"),
			},
		},
901 902 903 904 905 906 907
		{
			.ident = "Satellite R20",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite R20"),
			},
		},
908 909 910 911 912 913 914
		{
			.ident = "Satellite R25",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite R25"),
			},
		},
915 916 917 918 919 920 921
		{
			.ident = "Satellite U200",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U200"),
			},
		},
922 923 924 925 926 927 928
		{
			.ident = "Satellite U200",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE U200"),
			},
		},
929 930 931 932 933 934 935
		{
			.ident = "Satellite Pro U200",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE PRO U200"),
			},
		},
936 937 938 939 940 941
		{
			.ident = "Satellite U205",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U205"),
			},
942
		},
943 944 945 946 947 948 949
		{
			.ident = "SATELLITE U205",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE U205"),
			},
		},
950 951 952 953 954 955 956
		{
			.ident = "Satellite Pro A120",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite Pro A120"),
			},
		},
957 958 959 960 961 962
		{
			.ident = "Portege M500",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "PORTEGE M500"),
			},
963
		},
964 965 966 967 968 969 970
		{
			.ident = "VGN-BX297XP",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "Sony Corporation"),
				DMI_MATCH(DMI_PRODUCT_NAME, "VGN-BX297XP"),
			},
		},
971 972

		{ }	/* terminate list */
973
	};
974 975 976 977
	static const char *oemstrs[] = {
		"Tecra M3,",
	};
	int i;
978 979 980 981

	if (dmi_check_system(sysids))
		return 1;

982 983 984 985
	for (i = 0; i < ARRAY_SIZE(oemstrs); i++)
		if (dmi_find_device(DMI_DEV_TYPE_OEM_STRING, oemstrs[i], NULL))
			return 1;

986 987 988 989 990 991
	/* TECRA M4 sometimes forgets its identify and reports bogus
	 * DMI information.  As the bogus information is a bit
	 * generic, match as many entries as possible.  This manual
	 * matching is necessary because dmi_system_id.matches is
	 * limited to four entries.
	 */
992 993 994 995 996 997 998
	if (dmi_match(DMI_SYS_VENDOR, "TOSHIBA") &&
	    dmi_match(DMI_PRODUCT_NAME, "000000") &&
	    dmi_match(DMI_PRODUCT_VERSION, "000000") &&
	    dmi_match(DMI_PRODUCT_SERIAL, "000000") &&
	    dmi_match(DMI_BOARD_VENDOR, "TOSHIBA") &&
	    dmi_match(DMI_BOARD_NAME, "Portable PC") &&
	    dmi_match(DMI_BOARD_VERSION, "Version A0"))
999 1000
		return 1;

1001 1002
	return 0;
}
1003 1004 1005

static int piix_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
{
Jingoo Han's avatar
Jingoo Han committed
1006
	struct ata_host *host = pci_get_drvdata(pdev);
1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018
	unsigned long flags;
	int rc = 0;

	rc = ata_host_suspend(host, mesg);
	if (rc)
		return rc;

	/* Some braindamaged ACPI suspend implementations expect the
	 * controller to be awake on entry; otherwise, it burns cpu
	 * cycles and power trying to do something to the sleeping
	 * beauty.
	 */
1019
	if (piix_broken_suspend() && (mesg.event & PM_EVENT_SLEEP)) {
1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040
		pci_save_state(pdev);

		/* mark its power state as "unknown", since we don't
		 * know if e.g. the BIOS will change its device state
		 * when we suspend.
		 */
		if (pdev->current_state == PCI_D0)
			pdev->current_state = PCI_UNKNOWN;

		/* tell resume that it's waking up from broken suspend */
		spin_lock_irqsave(&host->lock, flags);
		host->flags |= PIIX_HOST_BROKEN_SUSPEND;
		spin_unlock_irqrestore(&host->lock, flags);
	} else
		ata_pci_device_do_suspend(pdev, mesg);

	return 0;
}

static int piix_pci_device_resume(struct pci_dev *pdev)
{
Jingoo Han's avatar
Jingoo Han committed
1041
	struct ata_host *host = pci_get_drvdata(pdev);
1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053
	unsigned long flags;
	int rc;

	if (host->flags & PIIX_HOST_BROKEN_SUSPEND) {
		spin_lock_irqsave(&host->lock, flags);
		host->flags &= ~PIIX_HOST_BROKEN_SUSPEND;
		spin_unlock_irqrestore(&host->lock, flags);

		pci_set_power_state(pdev, PCI_D0);
		pci_restore_state(pdev);

		/* PCI device wasn't disabled during suspend.  Use
1054 1055
		 * pci_reenable_device() to avoid affecting the enable
		 * count.
1056
		 */
1057
		rc = pci_reenable_device(pdev);
1058
		if (rc)
1059 1060 1061
			dev_err(&pdev->dev,
				"failed to enable device after resume (%d)\n",
				rc);
1062 1063 1064 1065 1066 1067 1068 1069 1070 1071
	} else
		rc = ata_pci_device_do_resume(pdev);

	if (rc == 0)
		ata_host_resume(host);

	return rc;
}
#endif

1072 1073 1074 1075 1076
static u8 piix_vmw_bmdma_status(struct ata_port *ap)
{
	return ata_bmdma_status(ap) & ~ATA_DMA_ERR;
}

1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261
static struct scsi_host_template piix_sht = {
	ATA_BMDMA_SHT(DRV_NAME),
};

static struct ata_port_operations piix_sata_ops = {
	.inherits		= &ata_bmdma32_port_ops,
	.sff_irq_check		= piix_irq_check,
	.port_start		= piix_port_start,
};

static struct ata_port_operations piix_pata_ops = {
	.inherits		= &piix_sata_ops,
	.cable_detect		= ata_cable_40wire,
	.set_piomode		= piix_set_piomode,
	.set_dmamode		= piix_set_dmamode,
	.prereset		= piix_pata_prereset,
};

static struct ata_port_operations piix_vmw_ops = {
	.inherits		= &piix_pata_ops,
	.bmdma_status		= piix_vmw_bmdma_status,
};

static struct ata_port_operations ich_pata_ops = {
	.inherits		= &piix_pata_ops,
	.cable_detect		= ich_pata_cable_detect,
	.set_dmamode		= ich_set_dmamode,
};

static struct device_attribute *piix_sidpr_shost_attrs[] = {
	&dev_attr_link_power_management_policy,
	NULL
};

static struct scsi_host_template piix_sidpr_sht = {
	ATA_BMDMA_SHT(DRV_NAME),
	.shost_attrs		= piix_sidpr_shost_attrs,
};

static struct ata_port_operations piix_sidpr_sata_ops = {
	.inherits		= &piix_sata_ops,
	.hardreset		= sata_std_hardreset,
	.scr_read		= piix_sidpr_scr_read,
	.scr_write		= piix_sidpr_scr_write,
	.set_lpm		= piix_sidpr_set_lpm,
};

static struct ata_port_info piix_port_info[] = {
	[piix_pata_mwdma] =	/* PIIX3 MWDMA only */
	{
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
		.port_ops	= &piix_pata_ops,
	},

	[piix_pata_33] =	/* PIIX4 at 33MHz */
	{
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
		.udma_mask	= ATA_UDMA2,
		.port_ops	= &piix_pata_ops,
	},

	[ich_pata_33] =		/* ICH0 - ICH at 33Mhz*/
	{
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY, /* Check: maybe MWDMA0 is ok  */
		.udma_mask	= ATA_UDMA2,
		.port_ops	= &ich_pata_ops,
	},

	[ich_pata_66] =		/* ICH controllers up to 66MHz */
	{
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY, /* MWDMA0 is broken on chip */
		.udma_mask	= ATA_UDMA4,
		.port_ops	= &ich_pata_ops,
	},

	[ich_pata_100] =
	{
		.flags		= PIIX_PATA_FLAGS | PIIX_FLAG_CHECKINTR,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY,
		.udma_mask	= ATA_UDMA5,
		.port_ops	= &ich_pata_ops,
	},

	[ich_pata_100_nomwdma1] =
	{
		.flags		= PIIX_PATA_FLAGS | PIIX_FLAG_CHECKINTR,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2_ONLY,
		.udma_mask	= ATA_UDMA5,
		.port_ops	= &ich_pata_ops,
	},

	[ich5_sata] =
	{
		.flags		= PIIX_SATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[ich6_sata] =
	{
		.flags		= PIIX_SATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[ich6m_sata] =
	{
		.flags		= PIIX_SATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[ich8_sata] =
	{
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[ich8_2port_sata] =
	{
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[tolapai_sata] =
	{
		.flags		= PIIX_SATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[ich8m_apple_sata] =
	{
		.flags		= PIIX_SATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},

	[piix_pata_vmw] =
	{
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
		.udma_mask	= ATA_UDMA2,
		.port_ops	= &piix_vmw_ops,
	},

	/*
	 * some Sandybridge chipsets have broken 32 mode up to now,
	 * see https://bugzilla.kernel.org/show_bug.cgi?id=40592
	 */
	[ich8_sata_snb] =
	{
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR | PIIX_FLAG_PIO16,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},
1262 1263 1264 1265 1266 1267 1268 1269 1270 1271

	[ich8_2port_sata_snb] =
	{
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR
					| PIIX_FLAG_PIO16,
		.pio_mask	= ATA_PIO4,
		.mwdma_mask	= ATA_MWDMA2,
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},
1272 1273 1274 1275 1276 1277 1278 1279 1280 1281

	[ich8_2port_sata_byt] =
	{
		.flags          = PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR | PIIX_FLAG_PIO16,
		.pio_mask       = ATA_PIO4,
		.mwdma_mask     = ATA_MWDMA2,
		.udma_mask      = ATA_UDMA6,
		.port_ops       = &piix_sata_ops,
	},

1282 1283
};

Linus Torvalds's avatar
Linus Torvalds committed
1284 1285 1286 1287 1288
#define AHCI_PCI_BAR 5
#define AHCI_GLOBAL_CTL 0x04
#define AHCI_ENABLE (1 << 31)
static int piix_disable_ahci(struct pci_dev *pdev)
{
1289
	void __iomem *mmio;
Linus Torvalds's avatar
Linus Torvalds committed
1290 1291 1292 1293 1294 1295 1296
	u32 tmp;
	int rc = 0;

	/* BUG: pci_enable_device has not yet been called.  This
	 * works because this device is usually set up by BIOS.
	 */

1297 1298
	if (!pci_resource_start(pdev, AHCI_PCI_BAR) ||
	    !pci_resource_len(pdev, AHCI_PCI_BAR))
Linus Torvalds's avatar
Linus Torvalds committed
1299
		return 0;
1300

1301
	mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64);
Linus Torvalds's avatar
Linus Torvalds committed
1302 1303
	if (!mmio)
		return -ENOMEM;
1304

1305
	tmp = ioread32(mmio + AHCI_GLOBAL_CTL);
Linus Torvalds's avatar
Linus Torvalds committed
1306 1307
	if (tmp & AHCI_ENABLE) {
		tmp &= ~AHCI_ENABLE;
1308
		iowrite32(tmp, mmio + AHCI_GLOBAL_CTL);
Linus Torvalds's avatar
Linus Torvalds committed
1309

1310
		tmp = ioread32(mmio + AHCI_GLOBAL_CTL);
Linus Torvalds's avatar
Linus Torvalds committed
1311 1312 1313
		if (tmp & AHCI_ENABLE)
			rc = -EIO;
	}
1314

1315
	pci_iounmap(pdev, mmio);
Linus Torvalds's avatar
Linus Torvalds committed
1316 1317 1318
	return rc;
}

1319 1320
/**
 *	piix_check_450nx_errata	-	Check for problem 450NX setup
1321
 *	@ata_dev: the PCI device to check
1322
 *
1323 1324 1325 1326
 *	Check for the present of 450NX errata #19 and errata #25. If
 *	they are found return an error code so we can turn off DMA
 */

1327
static int piix_check_450nx_errata(struct pci_dev *ata_dev)
1328 1329 1330 1331
{
	struct pci_dev *pdev = NULL;
	u16 cfg;
	int no_piix_dma = 0;
1332

1333
	while ((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL) {
1334 1335 1336 1337
		/* Look for 450NX PXB. Check for problem configurations
		   A PCI quirk checks bit 6 already */
		pci_read_config_word(pdev, 0x41, &cfg);
		/* Only on the original revision: IDE DMA can hang */
1338
		if (pdev->revision == 0x00)
1339 1340
			no_piix_dma = 1;
		/* On all revisions below 5 PXB bus lock must be disabled for IDE */
1341
		else if (cfg & (1<<14) && pdev->revision < 5)
1342 1343
			no_piix_dma = 2;
	}
Alan Cox's avatar
Alan Cox committed
1344
	if (no_piix_dma)
1345 1346 1347 1348 1349
		dev_warn(&ata_dev->dev,
			 "450NX errata present, disabling IDE DMA%s\n",
			 no_piix_dma == 2 ? " - a BIOS update may resolve this"
			 : "");

1350
	return no_piix_dma;
1351
}
1352

1353 1354
static void piix_init_pcs(struct ata_host *host,
			  const struct piix_map_db *map_db)
1355
{
1356
	struct pci_dev *pdev = to_pci_dev(host->dev);
1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369
	u16 pcs, new_pcs;

	pci_read_config_word(pdev, ICH5_PCS, &pcs);

	new_pcs = pcs | map_db->port_enable;

	if (new_pcs != pcs) {
		DPRINTK("updating PCS from 0x%x to 0x%x\n", pcs, new_pcs);
		pci_write_config_word(pdev, ICH5_PCS, new_pcs);
		msleep(150);
	}
}

1370 1371 1372
static const int *piix_init_sata_map(struct pci_dev *pdev,
				     struct ata_port_info *pinfo,
				     const struct piix_map_db *map_db)
1373
{
1374
	const int *map;
1375 1376
	int i, invalid_map = 0;
	u8 map_value;
1377 1378
	char buf[32];
	char *p = buf, *end = buf + sizeof(buf);
1379 1380 1381 1382 1383 1384 1385 1386 1387

	pci_read_config_byte(pdev, ICH5_PMR, &map_value);

	map = map_db->map[map_value & map_db->mask];

	for (i = 0; i < 4; i++) {
		switch (map[i]) {
		case RV:
			invalid_map = 1;
1388
			p += scnprintf(p, end - p, " XX");
1389 1390 1391
			break;

		case NA:
1392
			p += scnprintf(p, end - p, " --");
1393 1394 1395 1396
			break;

		case IDE:
			WARN_ON((i & 1) || map[i + 1] != IDE);
1397
			pinfo[i / 2] = piix_port_info[ich_pata_100];
1398
			i++;
1399
			p += scnprintf(p, end - p, " IDE IDE");
1400 1401 1402
			break;

		default:
1403
			p += scnprintf(p, end - p, " P%d", map[i]);
1404
			if (i & 1)
Jeff Garzik's avatar
Jeff Garzik committed
1405
				pinfo[i / 2].flags |= ATA_FLAG_SLAVE_POSS;
1406 1407 1408
			break;
		}
	}
1409
	dev_info(&pdev->dev, "MAP [%s ]\n", buf);
1410 1411

	if (invalid_map)
1412
		dev_err(&pdev->dev, "invalid MAP value %u\n", map_value);
1413

1414
	return map;
1415 1416
}

1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441
static bool piix_no_sidpr(struct ata_host *host)
{
	struct pci_dev *pdev = to_pci_dev(host->dev);

	/*
	 * Samsung DB-P70 only has three ATA ports exposed and
	 * curiously the unconnected first port reports link online
	 * while not responding to SRST protocol causing excessive
	 * detection delay.
	 *
	 * Unfortunately, the system doesn't carry enough DMI
	 * information to identify the machine but does have subsystem
	 * vendor and device set.  As it's unclear whether the
	 * subsystem vendor/device is used only for this specific
	 * board, the port can't be disabled solely with the
	 * information; however, turning off SIDPR access works around
	 * the problem.  Turn it off.
	 *
	 * This problem is reported in bnc#441240.
	 *
	 * https://bugzilla.novell.com/show_bug.cgi?id=441420
	 */
	if (pdev->vendor == PCI_VENDOR_ID_INTEL && pdev->device == 0x2920 &&
	    pdev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG &&
	    pdev->subsystem_device == 0xb049) {
1442 1443
		dev_warn(host->dev,
			 "Samsung DB-P70 detected, disabling SIDPR\n");
1444 1445 1446 1447 1448 1449
		return true;
	}

	return false;
}

1450
static int piix_init_sidpr(struct ata_host *host)
1451 1452 1453
{
	struct pci_dev *pdev = to_pci_dev(host->dev);
	struct piix_host_priv *hpriv = host->private_data;
1454
	struct ata_link *link0 = &host->ports[0]->link;
1455
	u32 scontrol;
1456
	int i, rc;
1457 1458 1459 1460

	/* check for availability */
	for (i = 0; i < 4; i++)
		if (hpriv->map[i] == IDE)
1461
			return 0;
1462

1463 1464 1465 1466
	/* is it blacklisted? */
	if (piix_no_sidpr(host))
		return 0;

1467
	if (!(host->ports[0]->flags & PIIX_FLAG_SIDPR))
1468
		return 0;
1469 1470 1471

	if (pci_resource_start(pdev, PIIX_SIDPR_BAR) == 0 ||
	    pci_resource_len(pdev, PIIX_SIDPR_BAR) != PIIX_SIDPR_LEN)
1472
		return 0;
1473 1474

	if (pcim_iomap_regions(pdev, 1 << PIIX_SIDPR_BAR, DRV_NAME))
1475
		return 0;
1476 1477

	hpriv->sidpr = pcim_iomap_table(pdev)[PIIX_SIDPR_BAR];
1478 1479 1480 1481 1482

	/* SCR access via SIDPR doesn't work on some configurations.
	 * Give it a test drive by inhibiting power save modes which
	 * we'll do anyway.
	 */
1483
	piix_sidpr_scr_read(link0, SCR_CONTROL, &scontrol);
1484 1485 1486 1487 1488 1489 1490

	/* if IPM is already 3, SCR access is probably working.  Don't
	 * un-inhibit power save modes as BIOS might have inhibited
	 * them for a reason.
	 */
	if ((scontrol & 0xf00) != 0x300) {
		scontrol |= 0x300;
1491 1492
		piix_sidpr_scr_write(link0, SCR_CONTROL, scontrol);
		piix_sidpr_scr_read(link0, SCR_CONTROL, &scontrol);
1493 1494

		if ((scontrol & 0xf00) != 0x300) {
1495 1496
			dev_info(host->dev,
				 "SCR access via SIDPR is available but doesn't work\n");
1497
			return 0;
1498 1499 1500
		}
	}

1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514
	/* okay, SCRs available, set ops and ask libata for slave_link */
	for (i = 0; i < 2; i++) {
		struct ata_port *ap = host->ports[i];

		ap->ops = &piix_sidpr_sata_ops;

		if (ap->flags & ATA_FLAG_SLAVE_POSS) {
			rc = ata_slave_link_init(ap);
			if (rc)
				return rc;
		}
	}

	return 0;
1515 1516
}

1517
static void piix_iocfg_bit18_quirk(struct ata_host *host)
1518
{
1519
	static const struct dmi_system_id sysids[] = {
1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530
		{
			/* Clevo M570U sets IOCFG bit 18 if the cdrom
			 * isn't used to boot the system which
			 * disables the channel.
			 */
			.ident = "M570U",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "Clevo Co."),
				DMI_MATCH(DMI_PRODUCT_NAME, "M570U"),
			},
		},
1531 1532

		{ }	/* terminate list */
1533
	};
1534 1535
	struct pci_dev *pdev = to_pci_dev(host->dev);
	struct piix_host_priv *hpriv = host->private_data;
1536 1537 1538 1539 1540 1541 1542 1543

	if (!dmi_check_system(sysids))
		return;

	/* The datasheet says that bit 18 is NOOP but certain systems
	 * seem to use it to disable a channel.  Clear the bit on the
	 * affected systems.
	 */
1544
	if (hpriv->saved_iocfg & (1 << 18)) {
1545
		dev_info(&pdev->dev, "applying IOCFG bit18 quirk\n");
1546 1547
		pci_write_config_dword(pdev, PIIX_IOCFG,
				       hpriv->saved_iocfg & ~(1 << 18));
1548 1549 1550
	}
}

1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562
static bool piix_broken_system_poweroff(struct pci_dev *pdev)
{
	static const struct dmi_system_id broken_systems[] = {
		{
			.ident = "HP Compaq 2510p",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
				DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq 2510p"),
			},
			/* PCI slot number of the controller */
			.driver_data = (void *)0x1FUL,
		},
1563 1564 1565 1566 1567 1568 1569 1570 1571
		{
			.ident = "HP Compaq nc6000",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
				DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nc6000"),
			},
			/* PCI slot number of the controller */
			.driver_data = (void *)0x1FUL,
		},
1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585

		{ }	/* terminate list */
	};
	const struct dmi_system_id *dmi = dmi_first_match(broken_systems);

	if (dmi) {
		unsigned long slot = (unsigned long)dmi->driver_data;
		/* apply the quirk only to on-board controllers */
		return slot == PCI_SLOT(pdev->devfn);
	}

	return false;
}

1586 1587
static int prefer_ms_hyperv = 1;
module_param(prefer_ms_hyperv, int, 0);
1588 1589 1590 1591
MODULE_PARM_DESC(prefer_ms_hyperv,
	"Prefer Hyper-V paravirtualization drivers instead of ATA, "
	"0 - Use ATA drivers, "
	"1 (Default) - Use the paravirtualization drivers.");
1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612

static void piix_ignore_devices_quirk(struct ata_host *host)
{
#if IS_ENABLED(CONFIG_HYPERV_STORAGE)
	static const struct dmi_system_id ignore_hyperv[] = {
		{
			/* On Hyper-V hypervisors the disks are exposed on
			 * both the emulated SATA controller and on the
			 * paravirtualised drivers.  The CD/DVD devices
			 * are only exposed on the emulated controller.
			 * Request we ignore ATA devices on this host.
			 */
			.ident = "Hyper-V Virtual Machine",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR,
						"Microsoft Corporation"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Virtual Machine"),
			},
		},
		{ }	/* terminate list */
	};
1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632
	static const struct dmi_system_id allow_virtual_pc[] = {
		{
			/* In MS Virtual PC guests the DMI ident is nearly
			 * identical to a Hyper-V guest. One difference is the
			 * product version which is used here to identify
			 * a Virtual PC guest. This entry allows ata_piix to
			 * drive the emulated hardware.
			 */
			.ident = "MS Virtual PC 2007",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR,
						"Microsoft Corporation"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Virtual Machine"),
				DMI_MATCH(DMI_PRODUCT_VERSION, "VS2005R2"),
			},
		},
		{ }	/* terminate list */
	};
	const struct dmi_system_id *ignore = dmi_first_match(ignore_hyperv);
	const struct dmi_system_id *allow = dmi_first_match(allow_virtual_pc);
1633

1634
	if (ignore && !allow && prefer_ms_hyperv) {
1635 1636
		host->flags |= ATA_HOST_IGNORE_ATA;
		dev_info(host->dev, "%s detected, ATA device ignore set\n",
1637
			ignore->ident);
1638 1639 1640 1641
	}
#endif
}

Linus Torvalds's avatar
Linus Torvalds committed
1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656
/**
 *	piix_init_one - Register PIIX ATA PCI device with kernel services
 *	@pdev: PCI device to register
 *	@ent: Entry in piix_pci_tbl matching with @pdev
 *
 *	Called from kernel PCI layer.  We probe for combined mode (sigh),
 *	and then hand over control to libata, for it to do the rest.
 *
 *	LOCKING:
 *	Inherited from PCI layer (may sleep).
 *
 *	RETURNS:
 *	Zero on success, or -ERRNO value.
 */

1657
static int piix_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
Linus Torvalds's avatar
Linus Torvalds committed
1658
{
1659
	struct device *dev = &pdev->dev;
1660
	struct ata_port_info port_info[2];
Tejun Heo's avatar
Tejun Heo committed
1661
	const struct ata_port_info *ppi[] = { &port_info[0], &port_info[1] };
Tejun Heo's avatar
Tejun Heo committed
1662
	struct scsi_host_template *sht = &piix_sht;
Jeff Garzik's avatar
Jeff Garzik committed
1663
	unsigned long port_flags;
1664 1665 1666
	struct ata_host *host;
	struct piix_host_priv *hpriv;
	int rc;
Linus Torvalds's avatar
Linus Torvalds committed
1667

1668
	ata_print_version_once(&pdev->dev, DRV_VERSION);
Linus Torvalds's avatar
Linus Torvalds committed
1669

1670 1671
	/* no hotplugging support for later devices (FIXME) */
	if (!in_module_init && ent->driver_data >= ich5_sata)
Linus Torvalds's avatar
Linus Torvalds committed
1672 1673
		return -ENODEV;

1674 1675 1676 1677 1678 1679 1680 1681
	if (piix_broken_system_poweroff(pdev)) {
		piix_port_info[ent->driver_data].flags |=
				ATA_FLAG_NO_POWEROFF_SPINDOWN |
					ATA_FLAG_NO_HIBERNATE_SPINDOWN;
		dev_info(&pdev->dev, "quirky BIOS, skipping spindown "
				"on poweroff and hibernation\n");
	}

1682 1683 1684 1685 1686 1687 1688 1689 1690 1691
	port_info[0] = piix_port_info[ent->driver_data];
	port_info[1] = piix_port_info[ent->driver_data];

	port_flags = port_info[0].flags;

	/* enable device and prepare host */
	rc = pcim_enable_device(pdev);
	if (rc)
		return rc;

1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702
	hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL);
	if (!hpriv)
		return -ENOMEM;

	/* Save IOCFG, this will be used for cable detection, quirk
	 * detection and restoration on detach.  This is necessary
	 * because some ACPI implementations mess up cable related
	 * bits on _STM.  Reported on kernel bz#11879.
	 */
	pci_read_config_dword(pdev, PIIX_IOCFG, &hpriv->saved_iocfg);

1703 1704 1705 1706 1707
	/* ICH6R may be driven by either ata_piix or ahci driver
	 * regardless of BIOS configuration.  Make sure AHCI mode is
	 * off.
	 */
	if (pdev->vendor == PCI_VENDOR_ID_INTEL && pdev->device == 0x2652) {
1708
		rc = piix_disable_ahci(pdev);
1709 1710 1711 1712
		if (rc)
			return rc;
	}

1713 1714 1715 1716
	/* SATA map init can change port_info, do it before prepping host */
	if (port_flags & ATA_FLAG_SATA)
		hpriv->map = piix_init_sata_map(pdev, port_info,
					piix_map_db_table[ent->driver_data]);
Linus Torvalds's avatar
Linus Torvalds committed
1717

1718
	rc = ata_pci_bmdma_prepare_host(pdev, ppi, &host);
1719 1720 1721
	if (rc)
		return rc;
	host->private_data = hpriv;
1722

1723
	/* initialize controller */
1724
	if (port_flags & ATA_FLAG_SATA) {
1725
		piix_init_pcs(host, piix_map_db_table[ent->driver_data]);
1726 1727 1728
		rc = piix_init_sidpr(host);
		if (rc)
			return rc;
Tejun Heo's avatar
Tejun Heo committed
1729 1730
		if (host->ports[0]->ops == &piix_sidpr_sata_ops)
			sht = &piix_sidpr_sht;
1731
	}
Linus Torvalds's avatar
Linus Torvalds committed
1732

1733
	/* apply IOCFG bit18 quirk */
1734
	piix_iocfg_bit18_quirk(host);
1735

Linus Torvalds's avatar
Linus Torvalds committed
1736 1737 1738 1739 1740 1741
	/* On ICH5, some BIOSen disable the interrupt using the
	 * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3.
	 * On ICH6, this bit has the same effect, but only when
	 * MSI is disabled (and it is disabled, as we don't use
	 * message-signalled interrupts currently).
	 */
Jeff Garzik's avatar
Jeff Garzik committed
1742
	if (port_flags & PIIX_FLAG_CHECKINTR)
1743
		pci_intx(pdev, 1);
Linus Torvalds's avatar
Linus Torvalds committed
1744

1745 1746 1747 1748
	if (piix_check_450nx_errata(pdev)) {
		/* This writes into the master table but it does not
		   really matter for this errata as we will apply it to
		   all the PIIX devices on the board */
1749 1750 1751 1752
		host->ports[0]->mwdma_mask = 0;
		host->ports[0]->udma_mask = 0;
		host->ports[1]->mwdma_mask = 0;
		host->ports[1]->udma_mask = 0;
1753
	}
1754
	host->flags |= ATA_HOST_PARALLEL_SCAN;
1755

1756 1757 1758
	/* Allow hosts to specify device types to ignore when scanning. */
	piix_ignore_devices_quirk(host);

1759
	pci_set_master(pdev);
Tejun Heo's avatar
Tejun Heo committed
1760
	return ata_pci_sff_activate_host(host, ata_bmdma_interrupt, sht);
Linus Torvalds's avatar
Linus Torvalds committed
1761 1762
}

1763 1764
static void piix_remove_one(struct pci_dev *pdev)
{
Jingoo Han's avatar
Jingoo Han committed
1765
	struct ata_host *host = pci_get_drvdata(pdev);
1766 1767 1768 1769 1770 1771 1772
	struct piix_host_priv *hpriv = host->private_data;

	pci_write_config_dword(pdev, PIIX_IOCFG, hpriv->saved_iocfg);

	ata_pci_remove_one(pdev);
}

1773 1774 1775 1776 1777
static struct pci_driver piix_pci_driver = {
	.name			= DRV_NAME,
	.id_table		= piix_pci_tbl,
	.probe			= piix_init_one,
	.remove			= piix_remove_one,
1778
#ifdef CONFIG_PM_SLEEP
1779 1780 1781 1782 1783
	.suspend		= piix_pci_device_suspend,
	.resume			= piix_pci_device_resume,
#endif
};

Linus Torvalds's avatar
Linus Torvalds committed
1784 1785 1786 1787
static int __init piix_init(void)
{
	int rc;

1788 1789
	DPRINTK("pci_register_driver\n");
	rc = pci_register_driver(&piix_pci_driver);
Linus Torvalds's avatar
Linus Torvalds committed
1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805
	if (rc)
		return rc;

	in_module_init = 0;

	DPRINTK("done\n");
	return 0;
}

static void __exit piix_exit(void)
{
	pci_unregister_driver(&piix_pci_driver);
}

module_init(piix_init);
module_exit(piix_exit);