Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
a72f691a
Commit
a72f691a
authored
Aug 22, 2004
by
Linus Torvalds
Browse files
Options
Browse Files
Download
Plain Diff
Merge
bk://gkernel.bkbits.net/netdev-2.6
into ppc970.osdl.org:/home/torvalds/v2.6/linux
parents
f3c1e4cf
0fcd426d
Changes
6
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
8 additions
and
6 deletions
+8
-6
arch/arm/oprofile/op_model_xscale.c
arch/arm/oprofile/op_model_xscale.c
+2
-2
arch/i386/kernel/cpu/intel.c
arch/i386/kernel/cpu/intel.c
+2
-0
arch/i386/oprofile/op_model_athlon.c
arch/i386/oprofile/op_model_athlon.c
+1
-1
arch/i386/oprofile/op_model_p4.c
arch/i386/oprofile/op_model_p4.c
+1
-1
arch/i386/oprofile/op_model_ppro.c
arch/i386/oprofile/op_model_ppro.c
+1
-1
fs/minix/itree_common.c
fs/minix/itree_common.c
+1
-1
No files found.
arch/arm/oprofile/op_model_xscale.c
View file @
a72f691a
...
...
@@ -7,7 +7,7 @@
* @remark Copyright 2004 Dave Jiang <dave.jiang@intel.com>
* @remark Copyright 2004 Intel Corporation
* @remark Copyright 2004 Zwane Mwaikambo <zwane@arm.linux.org.uk>
* @remark Copyright 2004 O
p
rofile Authors
* @remark Copyright 2004 O
P
rofile Authors
*
* @remark Read the file COPYING
*
...
...
@@ -249,7 +249,7 @@ static int xscale_setup_ctrs(void)
int
i
;
for
(
i
=
CCNT
;
i
<
MAX_COUNTERS
;
i
++
)
{
if
(
counter_config
[
i
].
e
vent
)
if
(
counter_config
[
i
].
e
nabled
)
continue
;
counter_config
[
i
].
event
=
EVT_UNUSED
;
...
...
arch/i386/kernel/cpu/intel.c
View file @
a72f691a
...
...
@@ -97,10 +97,12 @@ static struct _cache_table cache_table[] __initdata =
{
0x70
,
LVL_TRACE
,
12
},
{
0x71
,
LVL_TRACE
,
16
},
{
0x72
,
LVL_TRACE
,
32
},
{
0x78
,
LVL_2
,
1024
},
{
0x79
,
LVL_2
,
128
},
{
0x7a
,
LVL_2
,
256
},
{
0x7b
,
LVL_2
,
512
},
{
0x7c
,
LVL_2
,
1024
},
{
0x7d
,
LVL_2
,
2048
},
{
0x82
,
LVL_2
,
256
},
{
0x83
,
LVL_2
,
512
},
{
0x84
,
LVL_2
,
1024
},
...
...
arch/i386/oprofile/op_model_athlon.c
View file @
a72f691a
...
...
@@ -70,7 +70,7 @@ static void athlon_setup_ctrs(struct op_msrs const * const msrs)
/* enable active counters */
for
(
i
=
0
;
i
<
NUM_COUNTERS
;
++
i
)
{
if
(
counter_config
[
i
].
e
vent
)
{
if
(
counter_config
[
i
].
e
nabled
)
{
reset_value
[
i
]
=
counter_config
[
i
].
count
;
CTR_WRITE
(
counter_config
[
i
].
count
,
msrs
,
i
);
...
...
arch/i386/oprofile/op_model_p4.c
View file @
a72f691a
...
...
@@ -578,7 +578,7 @@ static void p4_setup_ctrs(struct op_msrs const * const msrs)
/* setup all counters */
for
(
i
=
0
;
i
<
num_counters
;
++
i
)
{
if
(
counter_config
[
i
].
e
vent
)
{
if
(
counter_config
[
i
].
e
nabled
)
{
reset_value
[
i
]
=
counter_config
[
i
].
count
;
pmc_setup_one_p4_counter
(
i
);
CTR_WRITE
(
counter_config
[
i
].
count
,
VIRT_CTR
(
stag
,
i
));
...
...
arch/i386/oprofile/op_model_ppro.c
View file @
a72f691a
...
...
@@ -67,7 +67,7 @@ static void ppro_setup_ctrs(struct op_msrs const * const msrs)
/* enable active counters */
for
(
i
=
0
;
i
<
NUM_COUNTERS
;
++
i
)
{
if
(
counter_config
[
i
].
e
vent
)
{
if
(
counter_config
[
i
].
e
nabled
)
{
reset_value
[
i
]
=
counter_config
[
i
].
count
;
CTR_WRITE
(
counter_config
[
i
].
count
,
msrs
,
i
);
...
...
fs/minix/itree_common.c
View file @
a72f691a
...
...
@@ -358,5 +358,5 @@ static inline unsigned nblocks(loff_t size)
res
+=
blocks
;
direct
=
1
;
}
return
block
s
;
return
re
s
;
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment