You need to sign in or sign up before continuing.
  1. 27 Jan, 2014 1 commit
  2. 17 Jan, 2014 1 commit
  3. 14 Jan, 2014 2 commits
  4. 13 Jan, 2014 3 commits
  5. 24 Dec, 2013 7 commits
  6. 09 Dec, 2013 1 commit
  7. 27 Nov, 2013 3 commits
  8. 15 Nov, 2013 1 commit
  9. 10 Oct, 2013 1 commit
    • Hiep Cao Minh's avatar
      spi/rspi: Fix 8bit data access, clear buffer · cb52c673
      Hiep Cao Minh authored
      
      The R8A7790 has QSPI module which added into RSPI together.
      The transmit or receive data should be read from or written to
      with the longword-, word-, or byte-access width. Modify word-
      access to byte-access. In 16-bit data register, QSPI send or
      receive datas access from high 8-bit while RSPI send or receive
      datas access from low 8-bit on single mode.
      Modify to reset transmit-receive buffer data and reading dummy
      after data are transmited. RSPI has a TXMD bit on control
      register(SPCR) to set transmit-only mode when transmit data or
      Full-duplex synchronous mode when receive data. In QSPI the TXMD
      bit is not supported, so after transmit data, dummy should be
      read and before transmit or receive data the bufer register
      should be reset.
      This driver is the implementation of send and receive pio only,
      DMA is not supported at this time.
      Without this patch, it will occur error when transmit and receive
      Signed-off-by: default avatarHiep Cao Minh <cm-hiep@jinso.co.jp>
      Signed-off-by: default avatarMark Brown <broonie@linaro.org>
      cb52c673
  10. 16 Sep, 2013 1 commit
  11. 31 Aug, 2013 1 commit
  12. 29 Aug, 2013 1 commit
  13. 27 Aug, 2013 1 commit
  14. 02 Aug, 2013 1 commit
  15. 23 May, 2013 1 commit
  16. 07 Dec, 2012 1 commit
  17. 17 Oct, 2012 1 commit
  18. 20 May, 2012 1 commit
  19. 08 Mar, 2012 1 commit